Abstract-The authors have fabricated low-temperature fully silicided YbSi 2−x -gated n-MOSFETs that used an HfAlON gate dielectric with a 1.7-nm EOT. After a 600
I. INTRODUCTION
M ETAL-GATE/HIGH-κ is needed for highly scaled CMOS [1] - [11] . Unfortunately, the Fermi-level pinning causes the undesired large threshold voltage (V t ) in MOSFETs. Although high-κ n-MOSFET using TaC has shown low effective work function (φ m,eff ) [1] , [2] , work is still needed to develop full silicidation (FUSI) gated high-κ n-MOSFET [3] - [5] , [8] - [11] and deal with the φ m,eff reduction. This is because of the process compatibility with current poly-Si gate CMOS technology. In this letter, we have used YbSi 2−x FUSI-gate for high-κ n-MOSFETs. The Yb has the lowest work function in Lanthanide that previously gave YbSi 2−x low-electron barrier to Si contact with good uniformity [12] . However, the YbSi 2−x /HfO 2 showed large leakage current and failed. To overcome this problem, we have used the robust HfAlON by combining high-diffusion-barrier Al 2 O 3 and oxynitride [13] - [16] with HfO 2 . The YbSi 2−x /HfAlON showed good low φ m,eff of 4.1 eV and electron mobility of 180 cm 2 /V · s, indicating the potential application for metalgate/high-κ n-MOSFETs.
II. EXPERIMENTAL PROCEDURE
Standard p-type Si wafers, with a resistivity of 1-10 Ω · cm (10 15 −10 16 cm −3 doping level), were used in this letter. A nonself-aligned MOSFET [9] was fabricated to study the effect of FUSI gate on high-κ HfAlON. After device isolation and active area definition, the n + source-drain regions are formed first by using a thick dummy SiO 2 gate and phosphorus ion implantation at 35 KeV. After removing the dummy gate by patterning, the HfAlON high-κ gate dielectric was formed on Si wafer by depositing HfAlO using physical vapor deposition (PVD), a postdeposition anneal (PDA), NH 3 plasma surface nitridation and followed a second 800
• C PDA. Subsequently, the ∼ 25-nm amorphous Si was deposited and annealed at 950
• C rapid thermal annealing (RTA) for 30 s to activate the implanted dopant. The silicide was formed by depositing 60-nm Yb using PVD and 20-nm Mo using PVD, patterned and silicided at 400
• C-600
• C RTA for 30 s [9] - [11] . Here, the Mo is needed to cover the Yb and prevent oxidation during RTA silicidation. From the secondary ion mass spectroscopy (SIMS) and cross-sectional TEM measurements, little Mo can diffuse into the FUSI/high-κ interface and thus no effect on work function. For comparison, we also fabricated Al-, Yb-, or NiSi-gated devices on HfAlON, where the Al or Yb was directly deposited on HfAlON without silicidation thermal cycle. The fabricated n-MOS devices were characterized by capacitance-voltage (C-V ) and current-voltage (I-V ) measurements. Fig. 1(a) and (b) shows the C-V and J-V characteristics for YbSi 2−x /HfAlON, Yb/HfAlON, NiSi/HfAlON, and control Al/HfAlON capacitors, annealed at different RTA temperatures. The Al-gated capacitor was used as a reference, since the pure metal displays little Fermi-level pinning on high-κ dielectrics due to the low-temperature process with less interface reaction [6] , [7] . The shift of the C-V curves with different gate electrodes is due to the different work functions since the relative low-temperature silicidation thermal cycle has less effect on high-κ dielectric. However, the YbSi 2−x /HfO 2 device failed, which may be due to the Yb diffusion into HfO 2 and/or reaction of amorphous-Si with HfO 2 . Using the robust HfAlON, the thermal stability was improved with a reasonable leakage current of 2. MOSFET [9] and the same value of accumulation and inversion capacitance indicates the bottom surface of Si gate is silicided after 600
III. RESULTS AND DISCUSSION
• C RTA without depletion. Thus, reasonable low φ m,eff of 4.1 eV and a low gate-dielectric leakage current can be simultaneously achieved in YbSi 2−x /HfAlON MOS capacitors.
To further understand the desired negative shift of V fb with increasing RTA temperature, we have down SIMS measure- ments. As shown in Fig. 2 , continuous diffusion of Yb toward interface was measured by YbSi 2−x formation from X-ray diffraction (XRD) pattern (inset) [12] , [17] . Here, the x is ∼ 0.2 due to Si vacancy in silicide [17] . Such metal at interface is known to unpin the Fermi level due to the high concentration of electrons in the metals [6] , [7] . Fig. 4(a) shows the electron mobility extracted from the measured I d −V g curves of the n-MOSFETs. A peak electron mobility of 180 cm 2 /V · s was obtained for the YbSi 2−x /HfAlON n-MOSFETs. Further mobility improvement to recently published data [18] , [19] may be reachable by using HfSiON and/or forming gas anneal. Fig. 4(b) is the dielectric time-tobreakdown plot. Good reliability of large extrapolated voltage of 3.5 V is obtained for a ten-year operation.
IV. CONCLUSION
Good device performance has been demonstrated for long channel YbSi 2−x /HfAlON n-MOSFETs with low φ m,eff and V t values. This promising n-MOS device has the merit of process compatibility with existing VLSI lines.
